

United States Patent and Trademark Office

UNITED STATES DEPARTMENT OF COMMERCE United States Patent and Trademark Office Address: COMMISSIONER FOR PATENTS P.O. Box 1450 Alexandria, Virginia 22313-1450 www.uspto.gov

APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.
10/070,092	06/28/2002	Gilbert Wolrich	10559-309US1	7323
7590 01/05/2005			EXAMINER	
Fish & Richardson 225 Franklin Street			RIZZUTO, KEVIN P	
Boston, MA 02110-2804			ART UNIT	PAPER NUMBER
			2183	
			DATE MAILED: 01/05/2005	

Please find below and/or attached an Office communication concerning this application or proceeding.

•,	•	Application No.	Applicant(s)			
		10/070,092	WOLRICH ET AL.			
	Office Action Summary	Examiner	Art Unit			
	_	Kevin P Rizzuto	2183			
The MAILING DATE of this communication appears on the cover sheet with the correspondence address Period for Reply						
A SH THE - Exter after - If the - If NC - Failu Any	ORTENED STATUTORY PERIOD FOR REPL'MAILING DATE OF THIS COMMUNICATION. nsions of time may be available under the provisions of 37 CFR 1.1 SIX (6) MONTHS from the mailing date of this communication. period for reply specified above is less than thirty (30) days, a repl period for reply is specified above, the maximum statutory period or re to reply within the set or extended period for reply will, by statute reply received by the Office later than three months after the mailing ed patent term adjustment. See 37 CFR 1.704(b).	36(a). In no event, however, may a reply be timy within the statutory minimum of thirty (30) days will apply and will expire SIX (6) MONTHS from a cause the application to become ABANDONE	nely filed s will be considered timely. the mailing date of this communication. D (35 U.S.C. § 133).			
Status						
1)⊠	Responsive to communication(s) filed on 2/27/	<u>/02,5/7/02,6/28/02,10/28/02, 6/9/0</u>	<u>)4</u> .			
2a)[This action is FINAL . 2b)⊠ This	action is non-final.				
3)□	Since this application is in condition for allowance except for formal matters, prosecution as to the merits is closed in accordance with the practice under <i>Ex parte Quayle</i> , 1935 C.D. 11, 453 O.G. 213.					
Dispositi	ion of Claims					
4) ☐ Claim(s) 1-27 is/are pending in the application. 4a) Of the above claim(s) is/are withdrawn from consideration. 5) ☐ Claim(s) is/are allowed. 6) ☐ Claim(s) 1-27 is/are rejected. 7) ☐ Claim(s) is/are objected to. 8) ☐ Claim(s) are subject to restriction and/or election requirement.						
Applicati	ion Papers					
9)⊠	The specification is objected to by the Examine	er.				
10)⊠ The drawing(s) filed on <u>28 June 2002</u> is/are: a) accepted or b) objected to by the Examiner.						
	Applicant may not request that any objection to the drawing(s) be held in abeyance. See 37 CFR 1.85(a).					
Replacement drawing sheet(s) including the correction is required if the drawing(s) is objected to. See 37 CFR 1.121(d). 11) The oath or declaration is objected to by the Examiner. Note the attached Office Action or form PTO-152.						
Priority u	under 35 U.S.C. § 119					
12) Acknowledgment is made of a claim for foreign priority under 35 U.S.C. § 119(a)-(d) or (f). a) All b) Some * c) None of: 1. Certified copies of the priority documents have been received. 2. Certified copies of the priority documents have been received in Application No 3. Copies of the certified copies of the priority documents have been received in this National Stage application from the International Bureau (PCT Rule 17.2(a)). * See the attached detailed Office action for a list of the certified copies not received.						
Attachmen	ıt(s)					
1) Notice of References Cited (PTO-892) 4) Interview Summary (PTO-413)						
3) 🛛 Infon	ce of Draftsperson's Patent Drawing Review (PTO-948) mation Disclosure Statement(s) (PTO-1449 or PTO/SB/08) er No(s)/Mail Date <u>6/4/2004</u> .	Paper No(s)/Mail Da 5) Notice of Informal P 6) Other:	ate atent Application (PTO-152)			

Art Unit: 2183

DETAILED ACTION

1. Claims 1-27 have been examined.

2. Acknowledgement of papers filed: Foreign Documents 2/27/02, application and miscellaneous on 5/07/02 and 6/28/02, and Information Disclosure Statement on 6/9/04. The papers filed have been placed on record.

Priority

3. Claim to priority under 35 U.S.C. 119(a)-(d) is acknowledged. It is acknowledged that this application is a 371 of PCT/US00/23993, 8/31/2000, which claims priority to provisional application 60/151/961.

Drawings

4. New corrected drawings in compliance with 37 CFR 1.121(d) are required in this application according to 37 CFR 1.84(g), 1.84(l) and 1.84(p). See attached document "Notice of Draftsperson's Patent Drawing Review" for further details. Applicant is advised to employ the services of a competent patent draftsperson outside the Office, as the U.S. Patent and Trademark Office no longer prepares new drawings. The corrected drawings are required in reply to the Office action to avoid abandonment of the application. The requirement for corrected drawings will not be held in abeyance.

Specification

Art Unit: 2183

5. The title of the invention is not descriptive. A new title is required that is clearly indicative of the invention to which the claims are directed.

The following title is suggested:

"A method for performing a shift, mask and merge operation on a transfer register of a microengine used in a multithreaded parallel processor architecture."

Claim Objections

- 6. Claims 4, 6, 9, 11-27 are objected to because of the following informalities:
- 7. As per claims 4, 6, 13, 15, 22 and 24, "the first operand" is claimed when there is no previous mention of an operand or a first operand. "The first operand" lacks antecedent basis and will be interpreted as "a first operand" for the remainder of the examination. Appropriate correction is required.
- 8. As per claims 9, 18 and 27, "the result" is claimed when there is no previous mention of a result. "The result" lacks antecedent basis and will be interpreted as "a result" for the remainder of the examination. Appropriate correction is required.
- 9. As per claims 11-18, the preambles of claims 11-18 have inconsistent statutory matter. Claims 11-18 depend from a from claim 10, which states a "method of operating a processor," however, the dependent claims 11-18 call for the computer instruction of claim 10, which has not been claimed. Examiner will interpret claims 11-18 as "the method of claim 10" for the remainder of the examination.
- 10. As per claim 19, microengines is misspelled as "moicroengines." Appropriate correction is required.

Art Unit: 2183

11. Applicant is advised that should claims 5, 14 and 23 be found allowable, claims 8, 17 and 26 will be objected to under 37 CFR 1.75 as being a substantial duplicate thereof. When two claims in an application are duplicates or else are so close in content that they both cover the same thing, despite a slight difference in wording, it is proper after allowing one claim to object to the other as being a substantial duplicate of the allowed claim. See MPEP § 706.03(k).

Page 4

Claim Rejections - 35 USC § 112

- 12. The following is a quotation of the first paragraph of 35 U.S.C. 112:
 - The specification shall contain a written description of the invention, and of the manner and process of making and using it, in such full, clear, concise, and exact terms as to enable any person skilled in the art to which it pertains, or with which it is most nearly connected, to make and use the same and shall set forth the best mode contemplated by the inventor of carrying out his invention.
- 13. Claims 3-8, 12-17, and 21-26 are rejected under 35 U.S.C. 112, first paragraph, as failing to comply with the enablement requirement. The claim(s) contains subject matter which was not described in the specification in such a way as to enable one skilled in the art to which it pertains, or with which it is most nearly connected, to make and/or use the invention. Claims 3-8, 12-17, and 21-26 call for a "bit mask" that indicates a right or left shift or a right or left rotate of n bits. However, in applicant's specification, the only mention of a bit-mask states that its purpose is to specify "which byte(s) are affected by the instruction" and the "byte_ld_enables" field represents it, while the "opt_shf_cntl" field indicates the "shift or rotate." (Spec., Page 11, lines 14-35) It is unclear how the bit mask is used to indicate the left or right shift and left or right

Art Unit: 2183

rotate as claimed. The bit mask of claims 3-8, 12-17 and 21-26 will be interpreted as "the instruction" for the remainder of the examination.

Claim Rejections - 35 USC § 101

14. 35 U.S.C. 101 reads as follows:

Whoever invents or discovers any new and useful process, machine, manufacture, or composition of matter, or any new and useful improvement thereof, may obtain a patent therefor, subject to the conditions and requirements of this title.

- 15. Claims 1-9 are rejected under 35 U.S.C. 101 because the claimed invention is directed to non-statutory subject matter.
- 16. As per claims 1-9, a computer instruction is by itself and without a computer readable medium is not statutory subject matter. The language of the claim raises a question as to whether the claim is directed merely to an abstract idea that is not tied to a technological art, environment or machine which would result in a practical application producing a concrete, useful, and tangible result to form the basis of statutory subject matter under 35 U.S.C. 101.

Claim Rejections - 35 USC § 103

- 17. The following is a quotation of 35 U.S.C. 103(a) which forms the basis for all obviousness rejections set forth in this Office action:
 - (a) A patent may not be obtained though the invention is not identically disclosed or described as set forth in section 102 of this title, if the differences between the subject matter sought to be patented and the prior art are such that the subject matter as a whole would have been obvious at the time the invention was made to a person having ordinary skill in the art to which said subject matter pertains. Patentability shall not be negatived by the manner in which the invention was made.

Page 6

Art Unit: 2183

18. Claims 1-8, 10-17 and 19-26 are rejected under 35 U.S.C. 103(a) as being unpatentable over Hao, U.S. Patent 4,569,016, in view of Hennessy and Patterson, Computer Organization and Design.

- 19. As per claims 1 and 19, Hao teaches a computer instruction comprising:
- -An instruction that loads one or more bytes of data within a transfer register associated with one microengine with a shifted value of an operand that preserves the bytes of data that are not loaded (Figure 3, Column 26, lines 36-46, Column 12 line 55 to column 13, line 15 and Column 21, lines 17-25; The registers used by the instructions have data transferred in to them and out of them, therefore they are transfer registers.)
- 20. While Hao does teach a transfer register associated with one microengine, Hao fails to teach that the microengine is one of a plurality of microengines.
- 21. Hennessy and Patterson teach that it is beneficial to connect multiple microengines together to become a multiprocessor (page 712). Duplicating the microengine taught by Hao and using them together as a multiprocessor system as taught in Hennessy and Patterson would cause the microengine of Hao to be one of a plurality of microengines. The multiprocessor system provides increased processing speeds and capabilities, which would have provided the motivation to one of ordinary skill in the art to combine the teachings of Hao with Hennessy and Patterson (Page 712).
- 22. As per claims 2, 11 and 20, the computer instruction/method of claims 1, 10, and 19, further comprising:

Art Unit: 2183

-A bit mask that specifies which of the one or more bytes of data are affected. (Instructions in M-form have a bit Mask encoded within bits 21-31 and other instructions generate a bit-mask (Columns 11-12, Tables 2(a) and 2(b), Column 13, the descriptions of instructions RIMI and RIMN and Column 14, lines 18-25 and descriptions of the X-form instructions)

Page 7

- 23. As per claims 3, 12 and 21, wherein the bit mask indicates a left shift n bits, where n is a number from one to thirty-one (RIMI and RIMN encode 5 shift bits that indicate a left shift of 0 to thirty-one bits. (Column 12 line 42 to Column 13, line 15) Tables 2(a) and 2(b) in columns 11 and 12 show the SH field being 5 bits. A rotate left operation shifts bits to the left and therefore is a left shift operation. (Column 12, lines 61-63) Hao also teaches strictly left and right shift instructions without the rotate function. (Column 14, lines 18-24))
- 24. As per claims 4, 13 and 22, wherein the bit mask indicates a left shift by an amount specified in five bits of the first operand of a previous instruction, where the lower five bits is a number from one to thirty-one. (For the RMI and RNM instructions, the shift amount is indicated by an amount specified in 5 bits (bits 27-31) of the RB register. It is inherent that in order for data to be in the RB register to specify a shift amount, it must have been an operand of a previous instruction (Column 13, lines 29-42 and lines 55-70 and Column 25, lines 56-66))
- 25. While Hao does teach that the shift amount is specified in 5 bits of a first operand of a previous instruction, Hao does not teach that the 5 bits are in a lower five bits of the operand.

Art Unit: 2183

26. It would have been obvious to one of ordinary skill in the art at the time the invention was made to place the 5 bits that specify the shift amount into the lower 5 bits of register RB instead of the upper 5 bits since it has been held that a mere rearrangement of parts that does not modify the operation of the device does not make said device patentable. (In re Japikse, 181 F.2d 1019, 86 USPQ 70 (CCPA 1950)).

Page 8

- As per claims 5, 8, 14, 17, 23 and 26, wherein the bit mask indicates a right shift n bits, where n is a number from one to thirty-one. (RIMI and RIMN encode 5 shift bits that indicate a left shift of 0 to thirty-one bits. Column 12 line 42 to Column 13, line 15. Tables 2(a) and 2(b) in columns 11 and 12 show the SH field being 5 bits. A rotate left operation shifts bits to the left, however the rotate left instructions allow rotate right instructions to be performed by a rotate left of 32-N, where N is the number of positions to rotate right. A rotate right operation includes shifting bits to the right and therefore is a shift right operation. (Column 13, lines 12-15 and Column 12, lines 61-63) Hao also teaches strictly left and right shift instructions without the rotate function. (Column 14, lines 18-24))
- 28. As per claims 6, 15 and 24, wherein the bit mask indicates a right shift by an amount specified in a lower five bits of the first operand of a previous instruction, where the lower five bits is a number from one to thirty-one. (For the RMI and RNM instructions, the shift amount is indicated by an amount specified in 5 bits (bits 27-31) of the RB register. (Column 13, lines 29-42 and lines 55-70 and Column 25, lines 56-66)) A rotate left operation shifts bits to the left, however the rotate left instructions allow rotate right instructions to be performed by a rotate left of 32-N, where N is the number

Art Unit: 2183

of positions to rotate right. A rotate right operation includes shifting bits to the right and therefore is a shift right operation. (Column 13, lines 12-15 and Column 12, lines 61-63) It is inherent that in order for data to be in the RB register to specify a shift amount, it must have been an operand of a previous instruction.

- 29. While Hao does teach that the shift amount is specified in 5 bits of a first operand of a previous instruction, Hao does not teach that the 5 bits are in a lower five bits of the operand.
- 30. It would have been obvious to one of ordinary skill in the art at the time the invention was made to place the 5 bits that specify the shift amount into the lower 5 bits of register RB instead of the upper 5 bits since it has been held that a mere rearrangement of parts that does not modify the operation of the device does not make said device patentable. (*In re Japikse*, 181 F.2d 1019, 86 USPQ 70 (CCPA 1950)).
- 31. As per claims 7, 16 and 25 wherein the bit mask indicates a left rotate n bits, where n is a number from one to thirty-one. (RIMI and RIMN encode 5 rotate bits that indicate a left rotate of 0 to thirty-one bits. Column 12 line 42 to Column 13, line 15. Tables 2(a) and 2(b) in columns 11 and 12 show the SH field being 5 bits.
- 32. As per claim 10, Hao teaches a method of operating a processor comprising:

-Loading one or more bytes of data within a register associated with one microengine with a shifted value of an operand and clearing the bytes of data that are not loaded: (Figure 3, Column 26, lines 36-46, Column 13, lines 1-15 and lines 43-54, Column 14, lines 15-25, and column 20, line 58 to column 21, line 17). The registers

Art Unit: 2183

used by the instructions have data transferred in to them and out of them, therefore they are transfer registers.)

- 33. While Hao does teach a transfer register associated with one microengine, Hao fails to teach that the microengine is one of a plurality of microengines.
- 34. Hennessy and Patterson teach that it is beneficial to connect multiple microengines together to become a multiprocessor (page 712). Duplicating the microengine taught by Hao and using them together as a multiprocessor system as taught in Hennessy and Patterson would cause the microengine of Hao to be one of a plurality of microengines. The multiprocessor system provides increased processing speeds and capabilities, which would have provided the motivation to one of ordinary skill in the art to combine the teachings of Hao with Hennessy and Patterson (Page 712).
- 35. Claims 9, 18 and 27 are rejected under 35 U.S.C. 103(a) as being unpatentable over Hao, U.S. Patent 4,569,016 in view of Hennessy and Patterson, Computer Organization and Design, and further in view of Kiuchi, U.S. Patent 5,832,258.
- 36. Hao, in view of Hennessy and Patterson, teach the computer instruction or method of claims 1, 10 and 19. Hao further teaches that a condition register (Column 9, tables 1(a) and 1(b)) is updated for the different shift/rotate, mask and merge instructions (Column 10, lines 53-55). The condition register contains ALU condition codes that are set based on results of executed instructions, and it is updated differently, depending on the instruction being executed (Columns 13 and 14, the individual descriptions of instructions)

Art Unit: 2183

37. However, an optional token that is set by a programmer and specifies to set arithmetic logic unit (ALU) condition codes based on the result is not taught.

38. Kiuchi teaches the optional updating of a condition register depending on an optional token (CC field) encoded in an instruction. When the CC field is set to 0001, an unconditional instruction does not update the condition codes in a condition register (Column 37, lines 59-62). The Condition Code decoder is explained in Columns 31 and 32, the CC codes and their meanings are taught in Table 1, Columns 37 and 38. This provides the benefit of greater program flexibility and a reduction in code size ("Objects of the invention", Column 2 and "Advantages of Conditional Data Operation with No Condition Code Update," Columns 51 and 52). It would have been obvious to one of ordinary skill in the art to combine the invention of Kiuchi with the invention of Hao in view of Hennessy and Patterson because of the benefits Kiuchi teaches.

Conclusion

39. The following is text cited from 37 CFR 1.111(c): In amending in reply to a rejection of claims in an application or patent under reexamination, the applicant or patent owner must clearly point out the patentable novelty which he or she thinks the claims present in view of the state of the art disclosed by the references cited or the objections made. The applicant or patent owner must also show how the amendments avoid such references or objections.

Any inquiry concerning this communication or earlier communications from the examiner should be directed to Kevin P Rizzuto whose telephone number is (571)272-4174. The examiner can normally be reached on M-F, 8-4:30.

If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, Eddie Chan can be reached on (571)272-4174. The fax phone number for the organization where this application or proceeding is assigned is 703-872-9306.

Information regarding the status of an application may be obtained from the Patent Application Information Retrieval (PAIR) system. Status information for published applications may be obtained from either Private PAIR or Public PAIR. Status information for unpublished applications is available through Private PAIR only. For more information about the PAIR system, see http://pair-direct.uspto.gov. Should you have questions on access to the Private PAIR system, contact the Electronic Business Center (EBC) at 866-217-9197 (toll-free).

KPR